Phytium’s Chip, Empowering the Future

Committed to the design, sales and service of high-performance and low-power integrated circuit chips


The D2000 chip integrates eight new generation high-performance FTC663 processor cores independently developed by Phytium. It adopts an out-of-order four-transmission superscalar pipeline and is compatible with the 64-bit ARMV8 instruction set. It supports the ARM64 and ARM32 execution modes, single-precision and double-precision floating-point operation instructions, ASIMD processing instructions and hardware virtualization. The D2000 is a high-performance general-purpose processor for desktop applications, with a highest frequency of 2.3GHz, built-in cipher acceleration engine and integrated system-level security mechanism. It can meet the performance requirements, security and credibility requirements of complex application scenarios and supports commercial and industrial quality levels. The product is suitable for building desktop terminals, portable terminals, lightweight servers and embedded low-power products with requirements for higher performance, energy consumption ratio and security.

Cooperative productsProduct documentationContact

Technical specification

Category Parameters
Core Integrating eight FTC663 processor cores
Main frequency 2.0~2.3GHz
L2 cache 8MB
L3 cache 4MB
On-chip memory Integrating 128KB on-chip memory
Memory controller Two DDR4 interfaces, supporting real-time encryption of DDR stored data, as well as DDR4 and LPDDR4
PCIE interface Two x16 interfaces (each of which can be split into two x8 interfaces) and two x1 PCIE 3.0 interfaces
Network interface Two 10/100/1,000Mbps self-adaptive Ethernet interfaces
Other interfaces One SD 2.0, four UARTs, 32 GPIOs, four I2Cs, one QSPI connected to Flash, two general-purpose SPIs, two WDTs and three CAN2.0s
Security technology Supporting PSPA 1.0 security specification and security mechanism based on domain isolation and integrating ROM as trusted boot root
Low power consumption technology Supporting power off, clock off, DVFS, core off and frequency reduction operations
TDP power consumption 40W
Package FCBGA, with 1,144 pins
Size 35mm x 35mm